Dynamic Random Access Memory Course

Instructor: Martin Versen

Course Overview

Dynamic Random Access Memory is key to many electronic systems. The density and performance make it the memory of choice for many systems including personal computers, workstations, embedded computing, game consoles, and more. As memory performance increases, there are an increasing number of DRAM architectures and options available. Electronic system designers need to understand the options for integrating these memories into their systems and how to test them to ensure proper operation. Furthermore, many companies are beginning to offer embedded DRAM for use in System-on-a-Chip (SoC) applications. In these devices, testing becomes even more of a challenge. DRAM Design, Technology and Testing is an intensive 1-day course designed to provide this understanding to system-level designers, test engineers, product engineers, SOC system designers that plan to or are considering using embedded DRAM technology, and other individuals dealing with DRAM technology. Our instructor is an expert in the area of DRAM Design and Testing, and has spent more than a decade working specifically on these devices. He is uniquely qualified to give you and understanding of the issues associated with DRAM.

Course Outline

• Introduction to DRAM Design
• DRAM Block Diagrams
• DRAM Design Components: Array and Periphery
• DRAM Array Layout Components
• Embedded DRAM
• DRAM External and Internal Operation
• Data sheet
• Operation states
• Internal test setup
• Activation and Refresh operation
• Read operation
• Write operation
• Array Test Patterns
• Functional Tests – Write/Read and March
• Retention tests
• Disturb tests
• Leakage tests
• Signal Margin test
• Internal Timing Tests
• Array Diagnostics (Bitmapping) and DRAM Technology
• Chip Maps, Wafer Maps, Lot Maps
• Single Cell Fail Analysis Example
• Paired Cell – Cell to Cell Leakage Example
• Limits of Bitmapping
• Block Fail and Analysis
• Decoder Failure Analysis
• Redundancy Fail and Analysis
• Failure Analysis Techniques: Soft Defect Localization for DRAM
• Defect Modeling and Simulation
• Periphery: Operation Mode and Output Timing Tests
• Functional Tests
• Memory Tester Performance
• Measurement of Device Performance
• Timing Measurement Correlation
• Test Flow and Characterization
• Manufacturing Test Flow
• Shmoo
• Searches

Martin Versen

Martin Versen studied physics at the Ruhr-University Bochum, Germany and received his PhD in 2000 in electrical engineering for his work on single electron devices based on InAs quantum dots. He joined Qimonda's mother company, Infineon Technolgies, in 2000 as product engineer in Munich, Germany, and Williston, VT being responsible for test coverage and customer return analysis in the commodity memory department. He is a senior staff engineer product and test and team leader of the root-cause analysis team in Munich since 2005.

If paying by credit card, you can register online. Just click on the date of interest:

Hotel Information for San Jose Courses
Doubletree Hotel San Jose
2050 Gateway Place
San Jose, CA 95110
408-453-4000

Room block held at single/double rate of $189 per night until September 26, 2008.
To obtain this rate, call 1-800-222-TREE and give the code SEM for the San Jose location.

If you can't make the above course dates or location, you can click here to request a date and/or location for this course.

For dates and locations in SE Asia, please contact KS Chuah at ks.chuah@semitracks.com

If paying by purchase order or check, or if you would prefer to not use your credit card online, please use the printable version below. Please send in your registration by fax to (505) 858-9813 by downloading the printable version below:

Registration Form for Public Courses (Printable Version)

Please note that registration within 21 days of the course is subject to $100 surcharge.

Refund Policy

Send mail to webmaster@semitracks.com with questions or comments about this web site.
Copyright © 2008 Semitracks
Last modified: 10/13/08