Non-volatile memory technology, which can hold data with the power removed, has become critical to devices such as PDAs, cell phones, and digital cameras. In the last issue of InfoTracks, we presented the background of one of the original non-volatile memory technologies, the metal nitride oxide silicon (MNOS) technology. Part Two of this informative three-part series will cover an improvement over MNOS called silicon oxide nitride oxide silicon (SONOS) technology, and its predecessor, silicon nitride oxide silicon (SNOS). Next, we’ll discuss the floating gate avalanche injection MOS or FAMOS transistor, used extensively in ultraviolet erasable memory.
While attempting to improve MNOS performance during the 1970s, Takaaki Hagiwara and his colleagues at Hitachi developed the SNOS. They determined that coupling a low pressure chemical vapor deposition silicon nitride with a high- temperature hydrogen anneal of the nitride-ultrathin oxide-silicon interface increased memory retention times to over 10 years. To make the power supply voltage in the read mode compatible with other contemporary standard logic components, Hagiwara et al. reduced the voltage to five volts. They were also able to reduce access times to fewer than 150 nanoseconds--more than six times faster than contemporary MNOS memories. Since performing a high temperature anneal requires temperatures in excess of the aluminum melting point, the technique cannot be performed on memories that utilize aluminum gate technology.
The diagram above depicts the SNOS two-transistor memory cell. The SNOS memory cell permits full byte programming. The gate on the left is the SNOS transistor, while the gate on the right is the select transistor for the memory cell. The ultrathin oxide measures approximately 10 to 20 angstroms and the low pressure CVD silicon nitride measures about 500 angstroms.
The SNOS process requires two polysilicon deposition steps. The first deposition step, poly one, forms the access transistor gates and the rest of the logic gates on the circuit. The second step, poly two, forms the control gate for the SNOS transistor.
Although SNOS devices possess a more efficient write time than MNOS memories, SNOS technology still has limitations. One particular problem is hole injection from the gate. Especially when the nitride is thin, hole injection from the gate can limit the charge retention capabilities of the cell. The limitations of SNOS memory fueled scientists’ desire to create a more efficient and reliable cell.
To address the limitations of SNOS memory, Peter Chen and others at NCR developed the silicon-oxide-nitride-oxide-silicon (SONOS) memory cell. After the memory cell’s initial development in the mid 1970s, researchers fabricated SONOS devices with a steam oxidation of the nitride film. However, Chen et al. discovered that oxide deposition was also possible. Using the SONOS technology discovered by Chen, several manufacturers, including Seeq Technology (later acquired by LSI Logic) and Northrop Grumman, introduced commercial memories. Today, Freescale Semiconductor (formerly Motorola), Philips, and other companies continue to investigate SONOS for embedded memory applications in logic devices.
The diagram on this page demonstrates the basic cell structure for the SONOS transistor. As with the SNOS memory cell, a thin oxide is grown on the silicon and a low pressure CVD nitride deposition is performed. Then, the structure is annealed to improve its thin oxide properties. The top oxide can be grown using a steam oxidation at temperature of around 975°C or using a CVD process. The oxide layer serves as a barrier to prevent charge from entering or leaving the storage cell. Since the barrier is now larger, the top oxide reduces the possibility of hole injection from the gate. In Chen’s original structure, the thin oxide measured approximately 20Å, the nitride measured approximately 400Å, and the top oxide measured approximately 150Å.
While the original concept for SONOS enhanced retention and improved on SNOS memories, the continued scaling of integrated circuits reduced retention times. Thinning the nitride caused damage to the cell over an extended period. Because the top oxide, an oxynitride, did not have the superior dielectric qualities of the thin oxide, holes became trapped close to the gate electrode and tunneled through the top oxide. As the electrons tunneling through the oxide broke the bonds in the silicon dioxide molecule, the cell gradually accumulated damage. Also, the electric field present during tunneling could break the bonds, damaging the oxide. Thus, researchers attempted to reduce tunneling by increasing the thickness of the top oxide or switching to a deposited oxide.
In the late 1960s, Khang and Sze at Bell Laboratories first proposed the Floating Gate Avalanche Injection MOS (FAMOS) memory cell. While at Intel in the early 1970s, Dov Frohman-Bentchkowsky developed working memories based on the FAMOS concept. In a FAMOS cell, a source or drain injects charge into the floating gate region. The operation of the cell relies on tunneling current, so the thickness of the oxide between the floating gate and the channel controls the write times. Early devices contained rather thick oxides, so the write times were relatively slow.
The FAMOS technology was easier to process, and scaled to smaller feature sizes more readily. Ultimately, FAMOS technology replaced SNOS and SONOS devices, as it permitted faster write times and better control over the write voltages. FAMOS technology forms the foundation of modern NOR flash memories, which will be covered in Part Three next month.
The half adder, a combinational logic function that adds two bits, is a common building block in digital circuits. Half adders are used to construct a variety of functions such as full adders of various sizes and multipliers. Adding a carry signal to a half adder yields a full adder. The truth table, shown in Figure 1, gives all combinations of the inputs and the resulting outputs. X and Y are the two inputs, C is the carry output, and S is the sum output. Because the truth table adds X and Y in binary, 0 plus 0 is 0, 0 plus 1 is 1, 1 plus 0 is 1, and 1 plus 1 is 0 with a carry of 1.
The figure below illustrates four possible implementations of the half adder and full adder functions. The xyCS equation below each set of gates shows the logical Recall that the AND gate equals the dot in the logical equation and the OR gate equals the plus sign. The lower right implementation uses an exclusive OR gate, represented by the circled "plus" sign. Many IC designers implement the half adder or full adder as a standard cell in the digital logic library for the chip design.
Q: Is there a specification for overdrive on probe cards?
A: There is not a specification per se, but there are best practices. The best practice on pads in the 80-100 micron size use 75 microns of overdrive. For pads in the 30-50 micron range, an overdrive of 35-50 microns is more appropriate. Overdrive refers to overdrive in the z-axis.
Please visit http://www.semitracks.com/courses/design/cdma-and-ev-do-technology.php to learn more about this exciting course!
(Click on each item for details).
Dynamic Random Access Memory on November 13, 2009 in San Jose, CA, USA
MEMS Technology on December 1-2, 2009 in Cambridge, United Kingdom
Failure and Yield Analysis on February 1-4, 2010 in San Jose, CA, USA
CDMA and EV-DO Technology on February 8-10, 2010 in San Jose, CA, USA
Semiconductor Reliability on February 8-10, 2010 in San Jose, CA, USA
If you have a suggestion or a comment regarding our courses, online training, discussion forums, reference materials, or if you wish to suggest a new course or location, please feel free to call us at 1-505-858-0454, or e-mail us at firstname.lastname@example.org.
To submit questions to the Q&A section, inquire about an article, or suggest a topic you would like to see covered in the next newsletter, please contact Jeremy Henderson by e-mail (email@example.com).
We are always looking for ways to enhance our courses and educational materials.
Home > Newsletters > 2009 October Newsletter