Semiconductor Package Design, Simulation, and Technology

Register for this Course

Course Dates | Location Cost Pay Via Credit Card
Request a date and location for this course. $1,695 Add To Shopping Cart
For dates and locations in South East Asia, please contact KS Chuah This email address is being protected from spambots. You need JavaScript enabled to view it. .
Pay Via Purchase Order/Check
Please fax the printable registration form for public courses to (505) 858-9813 to complete your order.
Refund Policy
If a course is canceled, refunds are limited to course registration fees. Registration within 21 days of the course is subject to $100 surcharge.

Semiconductor and integrated circuit developments continue to proceed at an incredible pace. For example, today’s microprocessor chips have one thousand times the processing power of those a decade ago. These challenges have been accomplished because of the integrated circuit industry’s ability to track something known as Moore’s Law. Moore’s Law states that an integrated circuit’s processing power will double every two years. This has been accomplished by making devices smaller and smaller.

The industry is also pushing to use semiconductor devices in an increasing array of applications. To accomplish this, the industry is also driving prices down. This has created a number of challenges related to the packaging of these components. This seminar is a 3-day course that offers detailed instruction on the technology issues (from design to manufacturing) associated with today’s semiconductor packages.

We place special emphasis on current package technology issues like lead-free solders, low-k dielectrics, and tools for package analysis. This course is a must for every manager, engineer, and technician working in semiconductor packaging, using semiconductor components in high performance applications or non-standard packaging configurations, or supplying packaging tools to the industry.

What Will I Learn By Taking This Class?

By focusing on current issues in packaging design, simulation, and technology, participants will learn why advances in the industry are occurring along certain lines and not others.

Course Objectives

  1. The seminar will provide participants with an in-depth understanding of semiconductor packaging design and its technical issues.
  2. The seminar will provide participants with an in-depth understanding of semiconductor packaging technology and its technical issues.
  3. The participant will also be introduced to polymers, solders, and a host of materials being considered for advanced packaging.
  4. Participants will understand the basic concepts behind thermal and mechanical simulations of packages.
  5. The seminar will identify the key issues related to the continued growth of the semiconductor industry. This includes the need for high power dissipation and designs that can mitigate increasing die fragility because of low-k dielectrics.
  6. The seminar offers a wide variety of sample modeling problems that participants work in class to help them gain knowledge of the fundamentals of packaging modeling.
  7. Participants will be able to identify basic and advanced principles for mechanical stress and thermal diffusion.
  8. Participants will understand how package reliability, power consumption, and device performance are interrelated.
  9. Participants will be able to make decisions about how to construct and evaluate new packaging designs and technologies.
  10. Participants will also be introduced to wafer-level simulations, which are increasingly necessary with the advent of low-k dielectric.

Course Outline

  1. Package Technology
    1. Global Business Trends
    2. IC Technology and Implications on Packaging
    3. International Technology Roadmap for Semiconductors: What is it? What it says about Device Packaging?
  2. Package Design
    1. CAD software
    2. Design Check Rules
    3. Best Practices
  3. Packaging Materials
    1. Material science
    2. The Role of Polymers
    3. Failure Mechanisms
  4. Working with Package Subcontractors
    1. Who are they?
    2. Building the relationship
    3. What to expect
  5. Package Modeling
    1. Thermomechanical Modeling
    2. Thermal Modeling
    3. Process Modeling
    4. Package Reliability Simulations
  6. Advanced & Future Packages
    1. MEMS, Sensors, & Actuators
    2. 3D Wafer Level Packages
    3. LEDs, Solar Module Packages, etc.

Instructional Strategy

Our courses are dynamic. We combine instruction by lecture, problem solving, and question/answer sessions to give you the tools you need to excel in packaging design and modeling. From the very first moments of the seminar until the last sentence of the training, the driving instructional factor is application. The course notes offer hundreds of pages of reference material that you can apply during your daily activities. Our instructors are internationally recognized experts. Our instructors have years of current and relevant experience in their fields. They're focused on answering your questions and teaching you what you need to know.

Instructor Profile

Steve Groothuis, M.S. Physics

steve.groothuis

Steve Groothuis received a Bachelor's in Physics (1983) from Michigan State University and Masters in Physics (1991) from the University of Texas. He began performing semiconductor package development, design, testing, and simulation in the Central Packaging Group, Texas Instruments in Dallas in 1983 as a Group Member of the Technical Staff. Prior to leaving TI, he managed the engineering staff in TI's Advanced Semiconductor Packaging Lab. In 1997, he was a Multiphysics Industry Specialist for ANSYS, Inc., defining Computer-Aided Engineering simulation software market plans, strategic accounts management, electronics packaging, MEMS device simulation initiatives, and product development for the electronics industry. From 2000-2008, he was with Micron Technology in positions from Senior Package Engineer in the Assembly and Packaging Department to Technology CAD and Analysis Manager in the Process RD Department at Micron Technology. His responsibilities included working with device and process simulations for new cell designs, supporting most aspects of semiconductor package simulations, and assessing new technology.

Currently, Mr. Groothuis is a Principal Consulting Engineer with SimuTech Group, Inc. He is actively involved in developing and winning new business opportunities for Finite Element Analysis (FEA) and Computational Fluid Dynamics (CFD) consulting projects. His efforts are focused on vertical markets such as Microelectronics, Semiconductor Packaging, Wafer Fabrication, NEMS/MEMS, Nanotechnology, Solar Energy, Wind Energy, and Consumer Electronics.

He has published over 30 papers at various conferences in semiconductor packaging, reliability, and numerical analysis. Mr. Groothuis is a Senior Member of the IEEE and has participated in ASME and JEDEC standards committees.

Home Courses Public Courses Packaging Semiconductor Package Design, Simulation, and Technology